주차
|
주차명
|
차시명
|
과제
|
1
|
Course
overview
|
Course introduction
|
퀴즈(2)
|
Calculator with simple ISA
|
2
|
Computer
architecture
|
Simple ISA project1
|
퀴즈(2)
|
Stored program, sequential
execution
|
More than Von Neumann Other computer
architectures
|
3
|
Instruction Set Architecture and MIPS
ISA
|
Instruction Set Architecture and
architectural state
|
퀴즈(2)
|
Instruction encoding and addressing
modes
|
MIPS instruction execution engine
implementation
|
4
|
MIPS
instruction set architecture
|
Understandings of MIPS integer
ISA
|
퀴즈(2)
|
Arithmetic operations
(R-type, I-type)
|
MIPS instruction execution engine
implementation
|
5
|
MIPS
single-cycle microarchitecture
|
The data path for MIPS R-type ALU &
I-type ALU
|
퀴즈(1)
|
The data path for SW & LW
instruction
|
The data path for brach &
jump
|
6
|
MIPS
multi-cycle microarchitecture
|
MIPS Multi-Cycle
architecture
|
퀴즈(1)
|
MIPS uarch MultiCycle
|
7
|
MIPS
multi-cycle microarchitecture / performance
considerations
|
Multi-Cycle MIPS An example
execution
|
퀴즈(2)
|
Measuring Performance How fast is your
CPU?
|
8
|
Pipelined MIPS
–
latched execution
|
uArch of MIPS, Latency analysis for pipelined
MIPS
|
퀴즈(1)
|
Possible problems with pipelined execution,
Stall/pipeline inter-locking
|
Pipeline simulation, extending
HW1
|
9
|
Data
dependency
|
Data dependency in pipelined
execution
|
퀴즈(2)
|
MIPS: microprocessor without interlocking
pipeline stages
|
Data forwarding,
scoreboarding
|
10
|
Control
dependency
|
MIPS control dependency
|
퀴즈(2)
|
MIPS branch prediction
|
MIPS dynamic branch
prediction
|
11
|
Branch
prediction
&
advanced pipeline
|
MIPS more than bp
|
퀴즈(2)
|
Memory hierarchy
|
Cache basic
|
12
|
Cache
and memory hierarchy
|
Another cache structure
|
퀴즈(2)
|
Cache_Replacement_Policy
|
Project4
|
13
|
Cache
Replacement & Write policy
|
Cache Write and Update
|
퀴즈(1)
|
Security and Architecture
|
Semester Final
|